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Abstract—In this paper, we present a 43-GHz LC-VCO in
0.13- m CMOS for use in SONET OC-768 optical networks. A
tuned output buffer is used to provide 1.3 Vp p (single-ended)
into a 90-fF capacitive load as is required when the VCO is used
in typical clock and data recovery (CDR) circuits. Phase noise
is 90 dBc Hz at a 1-MHz offset from the carrier; this meets
SONET jitter specifications. The design has a tune range of 4.2%.
The VCO, including output buffers, consumes 14 mA from a 1-V
supply and occupies 0.06 mm2 of die area. Modern CMOS process
characteristics and the high center frequency of this design mean
that the tank loss is not dominated by the integrated inductor, but
rather by the tank capacitance. An area-efficient inductor design
that does not require any optimization is used.
Index Terms—CMOS, OC-768, SONET, voltage-controlled
oscillator.
I. MOTIVATION
AT PRESENT, circuits for 40-GB/s optical communicationnetworks are commonly made using III-V compounds or
in SiGe processes [1]. With the advent of smaller and faster
CMOS technology, it has become possible to make such circuits
in standard CMOS, leading to lower cost solutions and opening
the way to increased integration. One of the principal functions
that is required in optical networks is that of clock and data re-
covery (CDR). For this, a voltage-controlled oscillator (VCO)
is a central building block. Several authors have presented 40+
GHz VCOs in CMOS [2], [3], but application of a VCO to a real
CDR circuit requires that the VCO should be capable of driving
a capacitive load with a large voltage swing. This presents chal-
lenges in terms of phase noise. An architecture with a tuned
output buffer is presented that satisfies the drive requirements
and has a 4% tune range. The design is low power (14 mW), low
voltage (1 V), and occupies a very small die area (0.06 mm ).
II. SPECIFICATIONS
A. Jitter Requirements
In OC-768 optical networks, the specified bitrate is
39.81 GHz. Eight percent forward error correction (FEC) is
Manuscript received November 10, 2003; revised January 20, 2004. This
work was supported by the Technology Foundation (STW), Applied Science
Division of NWO, and the Technology Programme of the Netherlands Ministry
of Economic Affairs.
A. P. van der Wel and B. Nauta are with the IC Design Group, Faculty of
EEMCS, Mesa+ Research Institute, University of Twente, 7500AE Enschede,
The Netherlands (e-mail: a.p.vanderwel@utwente.nl).
S. L. J. Gierkink, R. C. Frye, and V. Boccuzzi are with the Wireless Circuits
Research Group, Agere Systems, Allentown, PA 18109 USA.
Digital Object Identifier 10.1109/JSSC.2004.829970
commonly used; this makes for a “raw” bitrate of 43 GHz,
which is the design center frequency of this VCO. A single bit
time (commonly referred to as a unit interval or UI) at this data
rate is 23.3 ps. ITU requirements [4] specify the maximum
allowable jitter, whereas for VCOs, the measured quantity is
the phase noise spectrum. Conversion between jitter and phase
noise is straightforward:
(1)
where is the phase noise spectrum, is the offset fre-
quency band of interest, and is the RMS jitter in radians
[5].
ITU requirements state that jitter in a band from 16 to
320 MHz should not be more than 0.1 UI . This requirement
does not translate directly to VCO specifications: it dictates
the behavior of the whole CDR subsystem and it is up to the
designer of the subsystem to divide the jitter “budget” in an
optimal fashion. If 25% of the jitter budget is expended on the
VCO and (1 MHz) is lower than 87 dBc Hz, then the VCO
is suitable for use in a SONET OC-768 CDR system. For a
more complete treatment of this subject, see, for example, [1].
B. Output Drive Requirements
By examining the CDR circuit, the drive requirements of the
VCO can be determined. Two types of CDR circuit are com-
monly used. These are the Hogge (linear) detector [6] and the
Alexander (bang-bang) detector [7]. Though they differ in their
operating principle, they do not place significantly different de-
mands on the VCO. A realistic, useful output is if 90 fF (repre-
senting the input capacitance of a 70/0.13 n-channel MOSFET)
can be driven by the VCO with more than 0.6 V (single-
ended) over all anticipated temperature variations and process
spread.
For both the Hogge and the Alexander CDR architectures,
two active clock flanks are required per UI. This means that
at 43 GB/s, we need a 43-GHz differential clock source or a
21.5-GHz quadrature clock source. Additional constraints such
as power and area will decide which of these two is chosen. A
43-GHz differential clock is promising for its small die area
and relative simplicity; quadrature generation is not required.
Half-rate CDR systems (see, for example, [8]) halve the
clock frequency requirement at the expense of slower locking
performance.
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III. OSCILLATOR ARCHITECTURE AND DESIGN
A. Architecture
The high center frequency, fixed frequency application, and
stringent phase noise requirements point to an LC-type oscil-
lator. At 40 GHz, a benefit is that the required inductors are
small so this often-cited disadvantage of integrated LC oscilla-
tors does not apply. Many fully integrated LC oscillators at lower
frequencies have been presented, and much design effort has
been put into the design of a high quality-factor ( ) inductor.
For a given power consumption, low phase noise dictates the
use of a high- tank. For the LC-tank
(2)
where , , and are the quality factors of the tank, and
the inductor and capacitor that make up the tank, respectively.
If is much lower than , as is commonly the case for inte-
grated LC-tanks at frequencies up to a few gigahertz, improving
directly leads to a higher tank , and hence, to lower phase
noise at given power [9]. With the advent of modern CMOS pro-
cesses with copper metallization, a “low- ” interconnect dielec-
tric and eight or more metal layers (all contributing to reduced
inductor losses), at 40 GHz is significantly lower than ,
and improving the latter is no longer necessary. Rather, design
effort needs to be put into making as high as possible.
An output buffer is required because of the large that
needs to be driven. Absorbing it directly into the VCO tank
would unacceptably lower tank , since is the input ca-
pacitance of a MOSFET, which is lossy due to the gate series
resistance. Moreover, absorbing into the VCO tank would
mean that changes in (e.g., due to wiring) would influence
the operation of the VCO core, which is not desirable. We use a
tuned output buffer into which is absorbed.
B. Design
The central part of the tuned oscillator is the LC-tank. Since
the oscillation frequency ( ) dictates the product
of and , the only design freedom is in choosing the tank
impedance :
(3)
Commonly, constraints such as startup gain, required oscilla-
tion amplitude, and tune range dictate the selection of [10],
while is not significantly impacted. Here, however, tank
losses are dominated by , and this opens the possibility of
reducing tank losses by lowering . A significant part of
is parasitics (these have a low and sum to approximately
100 fF), so by adding high- metal–insulator–metal (MIM)1
capacitance, will rise. This is illustrated by
(4)
1MIM capacitance consists of a thin dielectric between metal layers 7 and 8
with Q  35 at 40 GHz.
Fig. 1. Scalable inductor layout does not require optimization of Q.
in which is the parallel combination of several smaller ’s,
each with a quality factor , and is the quality factor of
the parallel combination.
Now, taking into account not only required startup gain, tune
range, and voltage swing, but also , we may select . In
this case, all requirements are met using . This means
a tank capacitance of 150 fF with a of approximately 10.
1) Inductor Design: An important component of the tank is
the inductor. The availability of copper metallization (standard
in modern CMOS processes) and operation at 40 GHz means it
is not necessary to tie several metal layers together for a low
series resistance. Hence, a single turn on the top metal layer
is used. Inductor is very high at 40 GHz, so measures to
maximize it are not required. For example, a patterned ground
shield is not used because all inductor losses (including sub-
strate losses) are low compared to losses in the . Fig. 3
shows the equivalent circuit model of the inductor. Parasitic
capacitances are so small that their low does not signifi-
cantly impact the of , into which they are absorbed.
Also, we can freely change the shape of the inductor to suit
layout requirements and minimize die area rather than using the
common round or octagonal shapes that maximize . A long
and thin rectangular shape is chosen because it allows very com-
pact layout of the VCO (core and output buffer) and because it
is easily scaled to other inductance values. The inductor layout
is shown in Fig. 1.
Though it is not necessary to maximize inductor in this
case, it is necessary to accurately characterize the inductor. To
this end, the inductor layout is simulated using IES [11], which
offers efficient 2.5D electromagnetic (EM) simulation. To en-
sure accurate modeling of skin effect, which we expect to be
significant at 40 GHz, special care is taken when meshing the in-
ductor prior to simulation: the single thick copper layer forming
the inductor is broken up into three layers, and a very fine mesh
is applied around all edges of the inductor. This is illustrated in
Fig. 2 where the mesh on one leg of the inductor is shown.
EM simulation produces a -parameter matrix to which a cir-
cuit model fit is made. This circuit model (Fig. 3) can then be
used in the circuit simulator. Two lossy capacitors model sub-
strate loss; while two coupled inductive branches model the in-
ductor itself. In this way, the model incorporates a first-order
approximation of the skin effect: the branch with the high in-
ductance and high series resistance represents the “center” part
of the copper trace and models inductor behavior at low fre-
quencies, while the branch with low inductance and low series
resistance represents the “outer” part of the copper trace and
models inductor behavior at high frequencies. At 40 GHz, the
“outer” part of the copper trace dominates, giving an effective
inductance of 83 pH and a of 35.
2) Circuit Topology: The circuit diagram of the oscillator is
shown in Fig. 4. For brevity, the inductor is shown as an ideal
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Fig. 2. Careful meshing prior to EM simulation ensures accurate modeling of
skin effect.
Fig. 3. Circuit model of inductor.
83 pH inductor. In actual simulations, the full equivalent circuit
model of the inductor is used.
The VCO gain cell is equipped with nMOS transistors. The
transistors used have a fingered structure with fingers of 2- m
width each. Tuning is done with two pMOS accumulation-mode
varactors that have two fingers of 0.4 2.4 m each; the gate
terminal is connected to the tank and the bulk terminal is con-
nected to , which is continuous from 0 to 1 V. The oscil-
lator is biased with a current source from the positive supply, for
better immunity to supply voltage variations, and to allow direct
coupling to the output buffer stage.
The output buffer consists of an n-channel transistor with a
tuned drain load for which the inductor layout is reused. The
small dimensions of the inductor mean that this does not add
significantly to the size of the circuit. The tuned load enables
us to achieve a peak-to-peak output voltage swing of 1.3 V
(single-ended, typically) into 90 fF, which is larger than the 1-V
supply voltage. Both the in-phase and the antiphase output of
the VCO achieve this swing. Since the peak output voltage of
the buffer is higher than the supply voltage, a cascode transistor
with the gate connected to the supply is included to prevent any
detrimental effects on reliability. In this way, no gate oxide any-
where in the output buffer is subjected to more than the 1-V
supply voltage. Only the (reverse-biased) drain–bulk junction of
the cascode transistor is subjected to a peak voltage of around
1.5 , but this does not pose reliability problems. The large
signal voltage gain of the output buffer is approximately 1, its
principal function being a reduction of the capacitive loading
of the VCO core. The output of the buffer is capacitively cou-
pled to the load using an interdigitated capacitor, and the DC
level at the output is placed at half the supply voltage using a
high-impedance resistive divider. The load still needs to be ab-
sorbed into the output buffer tank to bring it to resonance at the
correct frequency but this is no longer critical, as the only thing
influenced is the output amplitude, not the center frequency or
the phase noise. We see that the application of integrated tuned
buffers becomes practical at frequencies of 40 GHz and above
because of the small physical size and high of the required
inductors.
A startup gain of two is chosen to ensure reliable startup
of the VCO. An even lower startup gain could reduce para-
sitics, thereby improving , , and the phase noise per-
formance, but for the prototype, robust startup behavior was
deemed preferable.
IV. EXPERIMENTAL RESULTS
For testing purposes, a special version2 of the VCO was made
to drive 50 . It was processed in a 0.13- m standard CMOS
process with one poly and eight metal layers. Metallization is
copper, and the top metal layer is especially thick (3 m). The
interconnect dielectric is low- ; . The process features an
MIM capacitance between M7 and M8 that has a capacitance
of approximately 1 fF m and a low series resistance. The
substrate is lightly doped p-Si with a resistivity of 10 cm.
To drive 50 , the VCO core is not changed, so representative
measurements of the phase noise are possible. Output voltage is
lower, and the purpose of the tuned output buffer is somewhat
defeated when driving a low-impedance load. Nevertheless, this
test version exhibits performance in excellent agreement with
simulations, lending credence to the expectation that the original
version will perform according to simulation results as well.
The VCO is tested by wafer probing. Supply current is 14 mA
at 1 V, of which 7 mA is drawn by the VCO core and 7 mA by the
output buffer. To reduce capacitive coupling to the substrate, the
output bondpads consist of only the top three metal layers. The
output is measured using an Agilent 8565 EC spectrum analyzer.
At 40 GHz, a double terminated line is preferred for connecting
the VCO to the analyzer, so a 50- shunt resistor is included on
the chip. This means that the output buffer sees 25 . Output
power is essentially constant over tune range at 24 dBm. Sim-
ulated output power for this version is 15.5 dBm, while cable
and connector loss are measured as 4.5 dB at 40 GHz, and
probe/bondpad loss is estimated at 1 dB. Measured output power
is, therefore, approximately 3 dB below simulated output power.
The tuning characteristic is shown in Fig. 5. Though the –
curve of the varactor is nonlinear, the large voltage swing in the
VCO core tends to linearize the tuning characteristic [12] and
the resulting tuning curve is quite linear.
The noise sidebands are measured with the spectrum ana-
lyzer. With the aid of a specialized program, and
fits are made on the phase noise spectrum (Fig. 6). This allows
us to clearly identify the different parts of the phase noise spec-
trum: a ( 30 dB decade) characteristic due to noise
of the active devices for offset frequencies up to 2 MHz, and a
( 20 dB decade) characteristic due to thermal noise for
larger offset frequencies.
Measured phase noise is essentially constant over tune
range. At 1 MHz (in the 30 dB dec range) it is 90 dBc Hz
and at and at 4-MHz offset (in the 20 dB dec range) it is
105 dBc Hz. From measuring 19 samples on half a wafer,
we find a center frequency spread (1 ) of 1.9% (0.78 GHz).
This indicates that to compensate for wafer-to-wafer and
2At the time of design, ITU specs were still for 7% FEC so the design center
frequency of this version is 42.6 GHz rather than 43 GHz.
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Fig. 4. VCO with tuned output buffer.
Fig. 5. Tune range.
Fig. 6. Different contributions to the phase noise spectrum.
batch-to-batch spread, a larger tune range than the 4% of the
current prototype will be required. A die photograph is shown
in Fig. 7. The distinctive inductor shape is clearly visible, twice
at the top (the VCO core) and twice below that (the tuned
Fig. 7. Die photo.
output buffer). To satisfy minimum metal density requirements,
a fillpattern is generated in the unused areas of the die. This
fillpattern is kept well clear of the inductors to preclude any
influence on their properties.
V. SUMMARY AND CONCLUSION
A 43-GHz LC-VCO in 0.13- m standard CMOS is pre-
sented. The 43-GHz center frequency, along with the properties
of modern CMOS processes mean tank loss is dominated by
the tank capacitance rather than the the tank inductance
. Rigorous maximization of is not required and
design effort is focused on maximizing . Since a significant
part of the consists of low- parasitics, lowering the
tank impedance (increasing while decreasing )
makes higher. The VCO has a tune range of 4.2%, and
has both in-phase and antiphase outputs that each have a
peak-to-peak output voltage swing larger than the supply
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voltage. The output voltage (simulated: 1.3 V (typ.) into
90 fF; measured: 18.5 dBm into 25 ) makes the VCO
capable of driving high-speed digital logic. Phase noise is
90 dBc Hz at a 1-MHz offset and supply current is 14 mA
from a 1-V supply, of which 7 mA is drawn by the VCO core.
The VCO occupies 220 270 m of die area. The low phase
noise and high output drive capability make the VCO suitable
for CDR circuits in OC-768 optical networks. The inductor
used shows promise for circuits beyond 40 GHz, as we have
shown that a high can easily be attained without optimization
and without occupying a large die area.
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